

#3
Dmanta
7/5/9
FDC
10978 U.S. PTO
09/839981
04/19/01

**INFORMATION DISCLOSURE
CITATION**

Docket No.: 0437-A-262
Serial No.:
Applicant: Ivanov et al.
Filing Date: Herewith

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class/ Subclass
Jed	3,796,943	03/12/74	Nelson et al.	323/9
	4,321,648	03/23/82	Leonard Kaplan	361/101
	4,644,288	02/17/87	Gerald Stanley	330/2
	4,714,898	12/22/87	Botti et al.	330/298
	4,789,842	12/06/88	Jiri Naxera	330/298
	5,365,194	11/15/94	William Sands, Jr.	330/253
	5,519,310	05/21/96	Donald Bartlett	323/316
	5,739,712	04/14/98	Takashi Fujii	327/323

FOREIGN PATENT DOCUMENTS

Document Number	Date	Country	Class/ Subclass


OTHER DOCUMENTS
(Including Author, Title, Date, Pertinent Pages, Etc.)

"Dynamic Safe-Area Protection for Power Transistors Employs Peak-Temperature Limiting" by Robert J. Widlar and Mineo Yamatake, IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 1, February 1987, pp. 77-84

"A 15-W Monolithic Power Operational Amplifier" by Paul R. Gray, IEEE Journal of Solid-State Circuits, Vol. SC-7, No. 6, December 1972, pp. 474-480

"High-Gain 15-W Monolithic Power Amplifier With Internal Fault Protection" by Ernest L. Long and Thomas M. Frederiksen, IEEE Journal of Solid-State Circuits, Vol. SC-6, No. 1, February 1971, pp. 35-44

"Power Integrated Circuits: Problems, Tradeoffs, and Solutions" by Bruno Murari, IEEE Journal of Solid-State Circuits, Vol. SC-13, No. 3, June 1978, pp. 307-319

Examiner 	Date Considered 6/17/03
---	----------------------------